fpga emif verilog
2016-08-23
3 0 0
no vote
Other
Earn points
Interface Module, through the coding can achieve high addresses four separate functional modules configured in one FPGA, each functional module has a Output ports with FIFO and 13 independent DSP can read and write registers, register functions can be customized. The module also contains two global register, Can achieve global reset, interrupts, and other functions. The module is to be applied to the actual project, the code is currently running well
verilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment