Key Edge Detection
2016-08-23
0 0 0
no vote
Other
Earn points
Written using Verilog FPGA-based key edge detection technology, through the elimination of this module can
be good in the key process due to the trouble caused by jitter or misuse, while the edge detection technology
used in the Johnson counter the idea that the code Introduction, clear thinking. Source contains a lot of
comments, to help readers better understand the coding ideas.
verilog
检测
边缘
按键
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment