FPGA digital clock display
2016-08-23
0 0 0
4.0
Other
Earn points
FPGA clock display program, in accordance with the normal time, adjustable frequency, digital display, 00-00-00,-can be changed in the middle of it. Using a nested loop structure
vhdl
fpga
显示
时钟
数码管
Related Source Codes
FPGA connection OV5640 module
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
TMl628A drive common cathode digital tube
0
0
no vote
Configuration of HDMI adv7513
0
0
no vote
DE2-115-default
0
0
no vote
No comment