Generic VGA Timing Controller
2016-08-23
0 0 0
4.0
Other
Earn points
This is a generic VGA Timing Controller code which directly generates the HSync, VSync and HCount, VCount signals.
verilog
vga
控制器
时序
通用
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment