8 bit up/down counter
2016-08-23
1 0 0
no vote
Other
Earn points
8 bit up/down counter ready for implementation on an FPGA. I tested it on a Nexys 4 Artix-7 board. It contains a slow clock in order to be able to see the transitions of counting either up or down. Test bench included
vhdl
计数器
上下
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment