i2c core including master and slave
2016-08-23
1 0 0
4.0
Other
Earn points
I2C-HS Master/Slave Bus Controller Core The I2C-HS core implements a serial interface that meets the Philips I2C Bus® specification version 2.1. It is compliant with the PVCI (Peripheral Virtual Component Interface) standard which is an open standard for SoC On-Chip Bus. The I2C-HS is a microcode-free design developed for reuse in ASIC and FPGA implementations. The design is strictly synchronous ...
verilog
主机
IC
包括
核心
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment