DES encryption algorithm for hardware implementati
2016-08-23
0 0 0
4.0
Other
Earn points
The implementation uses a pipeline architecture, analysis of key and direct relationship to the original key, created using combinational logic 16 sub key, not only overall efficiency, and do not consume too many resources, by way of simulation, through sheer.
verilog
算法
加密
des
实现
硬件
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Classic Interview Questions for Digital City Front
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment