32 bit Float point Multiplication in verilog HDL
2016-08-23
0 0 0
4.0
Other
Earn points
It is a digital design of a floating multiplier based on the verilog hardware description language.
The design can fulfill full function and is of better flexibility, with its theory based on floating
calculating and compensate shift multiplication.
The design can fulfill full function and is of better flexibility, with its theory based on floating
calculating and compensate shift multiplication.
verilog
veriloghdl
乘法
浮点
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment