Nexys 4 digital tube display clock
2016-08-23
9 0 0
4.0
Other
Earn points
On Nexys4 Development Board implements a clock display, using persistence of vision function of digital output, but due to problems of time, hour digits only designs a bit, need two plus one.
verilog
实现
显示
时钟
数码管
Nexys
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment