Asynchronous FIFO
2016-08-23
0 0 0
no vote
Other
Earn points
It is very important to understand the stability of communication control signals when different clock systems, since the new clock domain of mobile signals seems to be asynchronous. If the signal is not synchronized in the first memory element of the new clock, the clock domain can be metastable and, at worst, the settling time cannot be predicted. It can traverse the entire function that causes the failure, and create a new clock domain. In order to prevent this kind of failure, the establishment time and retention time should be followed in the design.
verilog
fifo
异步
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment