Synchronizing signal delay under conditions of pha
2016-08-23
0 0 0
no vote
Other
Earn points
A set of single-phase controlled rectifier controlled by CPU is designed. Before entering the A / D port of single-chip microcomputer, the synchronization signal of power grid passes through two-stage operational amplifier and RC low-pass filter, resulting in a delay of 2 ms, which is equivalent to the phase angle lag of π / & lt; span style = & quot; font- size:10.5pt;font-family :"">5。 After the relationship between trigger angle and DC output voltage is obtained, in order to calculate the phase shift time T0, UK is quantified as an integer value of 0 ~ 128. According to the relationship between α - UD, the phase shift time TD can be solved and stored in the table
c++
同步
计算
相应
信号
触发
条件
时延
延时
调压
Related Source Codes
Local Path Planning Algorithm - DWA Algorithm
0
0
no vote
enDAQ-Shock-Data-Share-SRS-Blog
0
0
no vote
Calling chatGPT in a Windows application
0
0
no vote
Test Hello world
0
0
no vote
Pyqt realizes Excel data import and signal analysi
0
0
no vote
No comment