AHB bus protocol
2016-08-23
0 0 0
4.0
Other
Earn points
AHB master and slave implemented in verilog. Main functionality defined in the project are: all types of burst- increment, wrapping , sequential and non sequential, pipelined transaction.
test bench is also given for verification
test bench is also given for verification
verilog
ahb
协议
总线
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment