AHB interface
2016-08-23
0 0 0
4.5
Other
Earn points
This is the AHB simulation suite. It contains the following files:
ahb_def.v - Definition file
ahbmst.v - AHB master model
ahbslv.v - AHB slave model
ahbarb.v - AHB arbiter model
ahbdec.v - AHB decoder model
testbench.v - Top level test bench file
ahb_stimuli.v - Sample AHB stimuli file
qm_ahbmst_(test_)tasks(1,2).v - Test vector files for AHB master and slave
ahbmodel.spj - Silos III simulation project file
ahb_def.v - Definition file
ahbmst.v - AHB master model
ahbslv.v - AHB slave model
ahbarb.v - AHB arbiter model
ahbdec.v - AHB decoder model
testbench.v - Top level test bench file
ahb_stimuli.v - Sample AHB stimuli file
qm_ahbmst_(test_)tasks(1,2).v - Test vector files for AHB master and slave
ahbmodel.spj - Silos III simulation project file
verilog
ahb
接口
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment