Ethernet for FPGA-PC communication
2016-08-23
0 0 0
no vote
Other
Earn points
Description: This projectwas to design an interface that enabled the FPGA board to communicate withother devices via the on-board Ethernet connection.
Responsibility: Design of 10Base T Ethernet MAC has been done in verilog and implemented the same onSpartan 3E FPGA Board.
verilog
通信
以太网
用于
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment