Verification of AND gate in system verilog
2016-08-23
0 0 0
no vote
Other
Earn points
Description: To prepare aclass based layered test bench environment in SystemVerilog (SV) to verify a simple AND gate
Responsibility: All the parts of testbench(Transaction, Generator/ Sequencer, BFM/Driver, Interface, Monitor, Checker/ Scoreboard,Agent and Environment) is developed in SystemVerilog.
verilog
系统
验证
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verification code identification
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment