LDPC MinSum Decoder implementation
2016-08-23
0 0 0
no vote
Other
Earn points
I write a minsum decoder for synthesizable RTL implementation.
And I also design parity check matrix in long code(1KB, 2KB)
All are verified by FPGA platform, and the results are below and blog link.
http://codebeauty.blogspot.tw/search/label/LDPC
If you are interested in various applications, please let me know
c
ldpc
解码器
执行
Related Source Codes
PClite
0
0
no vote
generic embeded FTP Client
0
0
no vote
UDP Test Demo
0
0
no vote
TMS320F28335 DSP transmits data to EEPROM through
0
0
no vote
TMS320F28335 CAN communication source code
0
0
no vote
No comment