verilog Modified Baugh Wooley 8 x 8 Multiplier
2016-08-23
2 0 0
no vote
Other
Earn points
This code is for Modified Baugh Wooley Multiplier with multiplier strength-8 x 8, and written in VERILOG Gate level or structural port mapping method and test verified with functional simulation from Xilinx and Altera Quartus II
verilog
改性
乘法器
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment