Verilog HDL design and development laboratory

hgq_love_wr 2015-03-11 02:36:40
View(s):
Download(s): 7
Point (s): 3
Rate: 4.3

Category:

Verilog

Download:

Preview code

View comments

Description

The most detailed collection of Verilog examples, rapid entry to the master. As an experimental tutorial this tutorial is divided into two parts: the FPGA hardware system based on Verilog and advanced interface design experiments. For the beginner can quickly get started. For those who have come into contact with FPGA, you can directly contact behind the more complex interface control instance.

File list

Tips: You can preview the content of files by clicking file names^_^

Name	Size	Date
Verilog	0.00 B	96%\|28-08-14

...

Comments

(Add your comment, get 0.1 Point)

Minimum:15 words, Maximum:160 words

独行逍遥侠

2015-04-08

讲的东西比较基础，比较适合初学者看看。

qqk_qqk

2015-04-08

适合初学者看看。下载来看看。。。。

yoo927

2015-04-08

verilog HDL design...

dybzcx

2016-09-21

很好很好非常不错啊，尤其是对于初学者

1
Page 1
Total 1

CodeForge