Altera FPGA realization on video-processing engine
2016-08-23
2 0 0
no vote
Other
Earn points
On the Altera FPGA realization of video-processing systems engineering programs, by collecting the AV channel of video data stored in SDRAM, then reads the data are processed, and VGA output port. Flexibility, add other modules, such as defining LCD display, audio processing, LED lamp, led display module.
verilog
视频
工程
处理
AlteraFPGA
上实
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment