Time measurement based on FPGA and AD a/d conversi
2016-08-23
0 0 0
no vote
Other
Earn points
This is our school curriculum design time topic, the code is using Verilog language, used to write is in the FPGA given distance and other parameters under the condition of time measurement and in the receiver and transmitter AD and Da analog-to-digital conversion. The technical specifications are as follows: AD sampling rate: 1gsps, ad resolution: 8bit / s, ranging range: 30km, ranging accuracy: 0.5ns. The realization method is as follows: the 250MHz clock signal is used to obtain 1GHz sampling frequency by phase shifting and frequency doubling. FPGA sends signal, then receives echo. The sampling frequency is 4 times of the clock oscillation frequency, so the received data is the 4-wire 8bit data after high-speed AD sampling quantization
verilog
fpga
AD
转换
基于
时间
测量
模数
Related Source Codes
STM32F407 Single ADC multi-channel scanning
0
0
no vote
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment