Random number generation, Verilog code and documen
2016-08-23
0 0 0
4.0
Other
Earn points
With documentation and code, based on LFSR and CASR, from a simple components43 bit LFSR 37 CaSR oscillator frequency of hardware random number generator with the status register is not power-on reset voltage and temperature.
vhdl
verilog
代码
文档
产生
随机数
Related Source Codes
Axi slave to fifo code
0
0
no vote
LDPC code
0
0
no vote
ascii_ ieee754
0
0
no vote
Verilog key shake elimination
0
0
no vote
Basic asynchronous FIFO design
0
0
no vote
No comment