Traffic light controller FPGA
2016-08-23
0 0 0
no vote
Other
Earn points
1. design an intersection traffic signal timing control circuit. Requires the red and green light according to a certain rule and destroyed, and bright lights during the countdown, and running time led/LCD display.
2. when the light turned green, for the lanes to allow traffic signal lights, the lane is closed to traffic signals. Request main road passage at a time for 99 seconds, main road passage time is 30 seconds at a time. Before every transform running lanes for the green light flashes, the duration is 5 seconds. Converts a driveway up to the main road road, main road in opening hours for only 5 seconds, blinking green light shows that road is still the red light, so that has been parking cars on the main road to pass, no stop line car stops traffic. Similarly, when a lane-supported roads into main road, main road green light flashes for 5 seconds, main street is still the red light.
3. the red and green running time would be convenient to
2. when the light turned green, for the lanes to allow traffic signal lights, the lane is closed to traffic signals. Request main road passage at a time for 99 seconds, main road passage time is 30 seconds at a time. Before every transform running lanes for the green light flashes, the duration is 5 seconds. Converts a driveway up to the main road road, main road in opening hours for only 5 seconds, blinking green light shows that road is still the red light, so that has been parking cars on the main road to pass, no stop line car stops traffic. Similarly, when a lane-supported roads into main road, main road green light flashes for 5 seconds, main street is still the red light.
3. the red and green running time would be convenient to
verilog
fpga
交通灯
控制器
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment