FPGA Verilog digital clock
2016-08-23
0 0 0
4.3
Other
Earn points
Application background
This is an alarm clock implementing functionality of a digital alarm clock on a FPGA BOard.
It is written in the Verilog language and it is a digital clock program running quite successfully on the FPGA Development Board. When Compared to other languages veilog language is more useful and robust, this program includes various modules, you can develop simulations on the Board.
Key Technology
The Clock has the technology where simultaneously together with the the connection of the FPGA and following the switch is on, the clock starts. The alarm can be set using the dip-switches provided on the FPGA board. This is indicated through the LEDs of the corresponding dip switch. The counter keeps rolling and as soon as the alarm goes off, a buzzer like sound is magnified via a speaker.verilog
数字
时钟
FPGAVerilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment