Manchester decoding
2016-08-23
0 0 0
no vote
Other
Earn points
Application background
## file: README.txt, fwb 6/6/15
#
# manchester coding is used to encode, combine
# clock+data in a single wire, asynchronous serial interface
## encoding is easy: (data) exor (square wave clock)
#
# decoding is a little more involved:
see README.txt
History: This specific design was never used
and I am the original owner. This is an elegant
solution over an rather bad one I was prevytoo a number of years ago. The majority
of most digital designs are synchronous,
that is havng one or more clocks and this
is the only Asynchronous one I have run into
in my digital logic, embedded firmware design
verilog
解码
曼彻斯特
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment