Communication based on Verilog RS232
2016-08-23
0 0 0
no vote
Other
Earn points
Application background
This is achieved through the Verilog hardware description language, the XILINX KINTEX-7 series FPGA RS232 serial communication function. After I personally verified, can realize the function of communication.Key Technology
The function of this module is to verify the function of the serial port communication with the PC. Need to install a serial debugging tool on the PC to verify the function of the program. Program to achieve a 10 bit (that is, no parity bit) of the serial controller, 10 bit is a 1 bit start bit, 8 data bits, 1 end position. Div_par Potter serial parameters defined by the program, change the parameters of the corresponding baud rate can be achieved. The procedures set div_par value is 0x104, corresponding to the baud rate is 9600. With a 8 times the baud rate clock cycle time division will send or receive every 8 bit slots so that the communication synchronization.verilog
rs
通讯
基于
实现
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment