DDR2 controller Verilog
2016-08-23
0 0 0
4.0
Other
Earn points
Application background
Verilog language DDR2 controller, mainly through the control of the user interface control DDR2 DDR2 read and write, this program is to complete a simple write address, write data to DDR2, and then write the address, read data back, to verify the DDR2 read and write.Key Technology
By using the ISE Xilinx tool, and the V5 110t Xilinx board, the successful implementation of the read and write. By controlling the user side interface of AP AF addr, APP WDF addr, APP signal written into the DDR2 controller in the readback read data FIFO signalverilog
DDR
编写
控制器
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment