Aes_pipeline
2016-08-23
0 0 0
no vote
Other
Earn points
Application background
The pipelined architecture of the AES algorithm is proposed in order to increasethe throughput of the algorithm.The inputs to the overall processor are as follows:
clk i: System Clock, Data I/O at rising edge
rst i: Asynchronous Reset, active high, initializes all inputs to all stages and the nal output to zero.
plaintext i: 168 bits plaintext input
keyblock i: 168 bits keyblock input
The output is
ciphertext o: 168 bits ciphertext output
Key Technology
The trunk/rtl/vhdl directory contains the whole source code.The sample testbench is in trunk/bench/vhdl.
For compiling and running the testbench, the script sim isim.sh in trunk/sim/rtl sim/run directory
can be used for Xilinx ISim simulator and sim ghdl.sh for GHDL. The testbench takes in plaintext and
key data from vectors.dat in trunk/sim/rtl sim/src directory. The expected
vhdl
aespipeline
Related Source Codes
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Clock frequency division design
0
0
no vote
FIR filter based on FPGA
0
0
no vote
Cameralink modulation and demodulation source code
0
0
no vote
No comment