Hardware fast multiplication
2016-08-23
0 0 0
no vote
Other
Earn points
Application background
VHDL code for fast multiplication of arrays. Developed as part of Principal Component Analysis project made in FPGA. The code was developed to make vector binary multiplication as fast as possible when implemented in reconfigurable hardware platforms. The program can be opened easily in xise from xilinx and can be programmed in any xilinx fpga.Key Technology
The project can be opened with xise from Xilinx. All code is in VHDL and receives two vectors to be mutliplied using Carry Save Adders to accelerate the process of multiplication. Final sum is calculated with ripple carry adder. the length of operands is 16 bits and the result is stored 32 bits plus one.vhdl
乘法
硬件
快速
Related Source Codes
Hardware reference design of RK3399
0
0
no vote
EE247 Analysis and design of analog-to-digital int
0
0
no vote
Hardware acceleration introduction project
0
0
no vote
Beiyou digital experiment parking lot
0
0
no vote
Multiplication table formula
0
0
no vote
No comment