AD7606 multi-channel data acquisition
2016-08-23
1 0 0
3.7
Other
Earn points
Application background
AD7606 is an integrated 8 channel synchronous sampling data acquisition system, chip integrated input amplifierDevice, over-voltage protection circuit, two - step simulation of anti aliasing filter, analog multiplexer, 200 16 kSPS ADC SAR and a digital filter, 2.5 V reference voltage source, reference voltage buffer, and high speed serial and parallel interface. Eight channels of the AD7606 acquisition system, to achieve a multi-channel high-speed data acquisition, and displayed on the serial assistantKey Technology
the following is a brief description of each Verilog program in the AD test program; users are alsoYou can refer to the code in detail to understand the notes. 1 top-level program: ad706_test.v FPGA and module and AN706 module and serial port to receive the signal input and output, 3 sub -Program (ad7606.v, volt_cal.v and uart.v) . &nbsverilog
Related Source Codes
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
Minimum sum decoding
0
0
no vote
No comment