RTL SPI code
2016-08-23
0 0 0
no vote
Other
Earn points
Application background
The Serial Peripheral Interface (SPI) bus is a synchronous serial communicationverilog
代码
spi
RTL
Related Source Codes
TMS320F28335 DSP transmits data to EEPROM through
0
0
no vote
AXI Host Slave Function Model
0
0
no vote
Axi slave to fifo code
0
0
no vote
DMA Controller Based on AHB
0
0
no vote
Verilog implementation of ldpc code
0
0
no vote
No comment