uart
2016-08-23
0 0 0
no vote
Other
Earn points
In FPGA using Verilog implementation of the UART serial communication module, contains divider module, receiving module, sending module can change the baud rate, suitable for beginners to learn has on the board has been verified.
verilog
Related Source Codes
Axi slave to fifo code
0
0
no vote
LDPC code
0
0
no vote
ascii_ ieee754
0
0
no vote
Verilog key shake elimination
0
0
no vote
Basic asynchronous FIFO design
0
0
no vote
No comment