circular FIFO buffer
2016-11-10
1 0 0
no vote
Other
Earn points
This is a simple circular fist-in first-out queue in vhdl. The buffer size and data size can be configured through N and W parameters. The head of queue is available on output data. Two signals control the write and read of data. Two output signals info if buffer is empty or full.
Related Source Codes
Android AOA Android Open Accessory Development Usi
0
0
no vote
Golang AOA Android Open Accessory HID Control
0
0
no vote
PClite
0
0
no vote
GMSK Linear Receiver
0
0
no vote
The golden version of AFT that has been passed dow
0
0
no vote
No comment