CONNECT Network Verilog
2018-03-30
0 0 0
no vote
Other
Earn points
/* =========================================================================
*
* CONNECT - CONfigurable NEtwork Creation Tool
* Copyright (c) 2012 by Michael K. Papamichael, Carnegie Mellon University
*
* =========================================================================
*/
///////////////////////////////////
//-------- General info -----------
CONNECT is a flexible RTL generator for fast, FPGA-friendly Networks-on-Chip.
This website serves as a front-end to CONNECT's network generation engine, which
is primarily based on Bluespec System Verilog. All networks generated through
CONNECT consist of fully synthesizable Verilog.
CONNECT supports a variety of common network topologies, as well as custom
user-specified networks. A variety of network and router parameters, such as
router type, pipelining options, the number of vir
*
* CONNECT - CONfigurable NEtwork Creation Tool
* Copyright (c) 2012 by Michael K. Papamichael, Carnegie Mellon University
*
* =========================================================================
*/
///////////////////////////////////
//-------- General info -----------
CONNECT is a flexible RTL generator for fast, FPGA-friendly Networks-on-Chip.
This website serves as a front-end to CONNECT's network generation engine, which
is primarily based on Bluespec System Verilog. All networks generated through
CONNECT consist of fully synthesizable Verilog.
CONNECT supports a variety of common network topologies, as well as custom
user-specified networks. A variety of network and router parameters, such as
router type, pipelining options, the number of vir
Related Source Codes
Android AOA Android Open Accessory Development Usi
0
0
no vote
Golang AOA Android Open Accessory HID Control
0
0
no vote
PClite
0
0
no vote
GMSK Linear Receiver
0
0
no vote
The golden version of AFT that has been passed dow
0
0
no vote
No comment