Sort by
  1. Language:All
  2. Category:vhdl
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

VHDL simulation of direct sequence spread spectrum communication system

Direct sequence spread spectrum communication system : Contains: 信源 、 扰码 、 交织 、 直扩 、 BPSK 调制、 解调 、 相关 、 Interwoven solutions for 、 解扰 Several parts through QuartusII 9 compiler testing is feasible. Code original containing syste...

verilog code for uart transmission

the low power low cost data transmission teq done by UART chech it once it's writen in verilog language and also it's a protocol based where you are going to specify your own rules for better communication...

FPGA source audio signal Analyzer

Audio signal through consists of the OPAMP and the resistance of the 50Ohm impedance matching circuit to meet the input impedance 50 Ohm system requirements, calculation of signal power. In order to ensure that this signal is undistorted sampled signals through the cut-off frequency for the 10Khz an...

Discrete Cosine Transform(DCT/IDCT) in VHDL

the Project aim is to design DCT and IDCT in VHDL. DCT is used in image compression to compress the JPEG image. This file contains DCT and IDCT blocks and top module which integrates two blocks and testbench to test the two modules....

VHDL-based design and analysis of digital clock

Digital Clock is a digital circuit implementation, minutes, seconds, timing devices, compared with the mechanical clock has a higher accuracy and intuitive, and no mechanical devices, with longer life, so it has been widely use. In principle figure is a typical digital circuit, including combination...

VHDL 100 examples

Share online for some 100 examples suitable for FPGA learning for beginners. Inside there are some classic tricks....

Intel 8085 Microprocessor design using VHDL

The design of Intel 8085 Microprocessor using VHDL. ...

VHDL realization of 3*3 matrix multiplication

Matrix multiplication vhdl implementation, dimension fixed, very instructive.Focus on understanding the interface, timing settings, delay control. Because the structure is relatively clear, not added stimulus file, you can write your own....

8 bit CPU design

Application backgroundThe use of quartus7.2 for the 8 bit shift CPU design, can make a thorough understanding of the CPU design, function and so on. The basic components of the CPU are operational components, register sets, micro commands, and timing systems. These components are connected by the CP...

CCSDS predictive coding

The latest FPGA implementation of CCSDS standard hyperspectral image compression algorithm, using VHDL implementation. Please refer to. Definitely good value for money, I hope to help you design!...

prev 1 2 3 4 5 6 7 8 9 10 ... 39 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D