Sort by
  1. Language:All
  2. Category:vhdl
  3. Time:ALL
  4. View:100—300 times
Remove all
Language More Hide
Category More Hide

FPGA source audio signal Analyzer

Audio signal through consists of the OPAMP and the resistance of the 50Ohm impedance matching circuit to meet the input impedance 50 Ohm system requirements, calculation of signal power. In order to ensure that this signal is undistorted sampled signals through the cut-off frequency for the 10Khz an...

CCSDS predictive coding

The latest FPGA implementation of CCSDS standard hyperspectral image compression algorithm, using VHDL implementation. Please refer to. Definitely good value for money, I hope to help you design!...

Design of multifunctional modem based on VHDL

Modem is in the transmitter by modulation and converts the digital signal into an analog signal, and through it at the receiver demodulation of a device that converts analog signals to digital signals. The program written in VHDL language, implements binary amplitude shift keying (2ASK) modulation a...

Pong game on FPGA

This project implements a pong-game on Altera fpga. The game controller is built on the fpga. Player uses keyboards which are connected to fpga boards to play game. The game is displayed on the VGA screen. All components such as keyboards, VGA screen are controlled by the controller....

VLSI based built in self test for soc

Design of amba and ahp bridge for soc solution and its test strategy. It is used by xilinx and model sim and  synthesis results shows better predictor of handshaking between two communicating protocols. The design  shows in terms of efficient area and speed....

FPGA source code

FPGA source code published, including multi-level digital FM modulation VHDL programsFPGA driven LCD display Chinese characters "year" program, LED ADC0809 VHDL program are displayed statically andDAC0832 interface program...

Learn VHDL displays a six-digit

During the eight-digit seven-segment digital display control display on 8-bit 学号 , To display the 的 学号 You can ride Sequence changes, device validation error-free and running well....

My_Counter in vdhl`

24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24bit counter in vhdl 24b...

Adaptive Filter

Due to increase in environment impairments i.e diffraction, scattering, reflection and rarefaction, consequences are the loss of signal line of sight and interference. Adaptive signal processing is there to overcome these impairments. This code is written in VERY HIGH SPEED HARDWARE DESCRIPTIVE LANG...

FPGA Clock display + flower +LCD

Xlinx sparten 3E experimental Board, clock alarm, alarm clocks to play electronic music, clock, alarm clock with LCD screen display. Written by Pro-testing available.                       &...

prev 1 2 3 4 5 6 7 8 9 10 ... 23 next


Don't have an account? Register now
Need any help?
Mail to:


CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D