Sort by
  1. Language:All
  2. Category:vhdl
  3. Time:ALL
  4. View:50—100 times
Remove all
Language More Hide
Category More Hide
Time
View
More

Maze of VHDL in digital circuit

This is an FPGA-based control panel display dot class fun little puzzle game where the player through the keypad ↑ ↓ ← → keys to control the control characters move around, from the starting point of view, the purpose of exports went to the maze. The game has a user-friendly interface, and t...

Frequency generator based on FPGA

The program mainly for Altera, Xilinx FPGA series controlled frequency generator design, details of the program as described in the program notes section, program annotations in each part of the process....

Xmatchpro lossless compression

Application backgroundThe Lossless data compression system is a derivative of the XMatchPro Algorithm which  originates  from  previous  research  of  the  authors  and  advances  in  FPGA technology. The flexibility provided by using this tec...

FPGA core AES-GCM core 100G Ethernet Application

Application backgroundIn this paper we have presented an efficient design methodology to implement in reconfigurable hardware devices the GCM combined with the AES for authenticated encryption. Thanks to the replication of four AES cores and four binaryfield multipliers we were able to demonstra...

Lab altera 1

This is a code for lab 1.2 from altera. It is basic code for beginner to get familiar with Altera kit and hardware description language (VHDL).The purpose of this exercise is to learn how to connect simple input and output devices to an FPGA chip and implement a circuit that uses these devices....

half-adder

it contain VHDL half -adder with test-benchtest-bench means 'project maker can announce what time shall he give a termfor examplea <= '0', '1' after 5ns, '0' after 10ns, '1' after 15ns, '0' after 20ns, '1' after 25ns, '0' after 30ns, '1' 35ns;b <= '0', '1' after 10ns , '0' after 20ns, '1' afte...

car automation

vdhl code for car automation techniques using vhdl1. mirror rotation2. temparature controluseful for recent many applicationsand through vhdl it will be more easier...

NIXIE tube clock

8 digital stopwatch clock implementation, FPGA using EP2C80208C8N through digital tube carrying module the control module, the chronograph module, clock for accurate timing....

game of lift

Game implemented in VHDL implemented an LFSR to create a random game board with random colors. Using the VGA controller and block memory we display the game board and write to it depending on certain rules. The user can control how dense the game board is populated, what colors are displaye...

internet test and detect spam

A cam is a rotating or sliding piece in a mechanical linkage used especially in transforming rotary motion into linear motion or vice-versa.[1][2] It is often a part of a rotating wheel (e.g. an eccentric wheel) or shaft (e.g. a cylinder with an irregular shape) th...

prev 1 2 3 4 5 6 7 8 9 10 ... 12 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D