Sort by
  1. Language:All
  2. Category:verilog
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

SPI_slave code, has been practical!

SPI_slave code, address length can be set to 1 ~ 3 bytes, the clock can run to 20MHz or more, has been used in the project, there is a need to be modified according to their own requirements!!!!...

FPGA implementation of SVPWM Technology

FPGA implementation of SVPWM technology, SVPWM signal waveform generation, dead time control, real-time requirements and other issues.SVPWM: space vector pulse width modulation (Vector Pulse Width Modulation Space)...

Gaussian Random number generator (hardware implemented)

This is hardware implemented Gaussian random number generator based on the article attached in the folder "Document" The system is based on the Ziggurat Gaussin random algorithm and implemented when I was under-graduate. Although it is not my original system, it is so helpful cause I can acquire a...

AD chip SPI interface configuration

Generated by the FPGA simulation of SPI interface timing, complete the AD chip configuration, AD chip of ADI company ad9852, program to configure more detailed, for using similar AD chip developer reference...

FPGA reference design AD9267

High speed ADC AD9267 10bit FPGA reference design Verilog language Contains a Xilinx ISE12.2 Engineering...

VEDIC MULTIPLIER USING PROPOSED 4 BIT ADDER-(URDHVA TIRYAKBHYAM)

VEDIC MULTIPLIER TAKES LESS TIME TO PERFORM THE MULTIPLICATION OPERATON USING THE URDHVA TIRYAKBHYAM ALGORITHM FROM THE VEDAS.THIS SOURCE CODE IS A 4 X 4 VEDIC MULTIPLIER USING PROPOSED 4 BIT ADDER...

I2C verilog

I2C verilog files. Define a simple interface of I2C. After testing to ensure the using....

carry save adder

A Carry-Save Adder is just a set of one-bit full adders, without any carry-chaining.A carry-save adder is a type of digital adder, used in computer micro architecture to compute the sum of three or more n-bit numbers in binary. using full custom cells and a layout gener...

Booth Multiplier CODE In Verilog

 inthis booth mltiplier is taken in this it contain booth -algorithm, full adder, register,...

traffic light controler

交通灯控制芯片,该芯片具有如下功能:    (1)芯片采用SMIC 0.18工艺设计,外部采用5V电源供电,内部添加LDO模块使内部数字电路采用1.8V 的VDD、模拟电路采用3.3V VCC。    (2)芯片控制两组交通灯:X组...

prev 1.. 6 7 8 9 10 11 12 13 14 ... 76 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D