Sort by
  1. Language:All
  2. Category:verilog
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide

Floating Multiplication in Verilog FPGA

The design of digital multiplier has received increasing attention as it becomes an indispensable part of modern computer. The paper introduces the design of a floating multiplier based on the compensate shifting in the hardware description language. The design can fulfill full function an...


Pipeline CPU with 5 stage: IF,ID,EX MEM,WB. Every module has a test bench. It contains a whole ISE project. You can run it directly. ROM module has pre-stored instruction as an instance....

AHB interface

This is the AHB simulation suite. It contains the following files:ahb_def.v - Definition fileahbmst.v - AHB master modelahbslv.v - AHB slave modelahbarb.v - AHB arbiter modelahbdec.v - AHB decoder modeltestbench.v - Top level test bench fileahb_stimuli.v - Sample AHB stimuli fileqm_ahbmst_(test_)tas...

Verilog HDL design and development laboratory

The most detailed collection of Verilog examples, rapid entry to the master. As an experimental tutorial this tutorial is divided into two parts: the FPGA hardware system based on Verilog and advanced interface design experiments. For the beginner can quickly get started. For those who have come int...

Complete SD controller! Supported file systems.

32-bit Wishbone Interface • DMA • Buffer Descriptor • Compliant with SD Host Controller Spec version 2.0 • Support SD 4-bit mode • Interrupt-on-completion of Data and Command transmission • Write/Read FIFO with variable size • Internal implementation of CRC16 for data lines and...

Gigabit network programs available from Altera Corporation

The source code download Altera official website, providing 3C120 for use with Altera Corporation Board, but the program can still draw on Gigabit Ethernet. It uses the IP provided by Altera Triple-Speed-Ethernet nuclear Qsys-system is constructed, and then write programs in nios2....

aynchronous fifo project

First-In First-Out (FIFO) memory structures are widely used to buffer the transfer of data between processing blocks. High performance and high complexity digital systems increasingly are required to transfer data between modules of differing and even unrelated clock frequencies. The dual-clock...

ADPLL behavior model

The attached files contain the behavior model of ADPLL. The 6 bits TDC is used. A fast clock is used to count the the timing difference between the input reference clock and feedback clock. The TDC resolution is higher if the fast clock is faster. The digital loop filter produces 1...

FPU Floating point unit verilog VHDL

FPU (Floating Point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. ...

ddr3 sdram controller

This is the verilog code for DDR3 SDRAM controller. Welcome to download and use. Thank you for your support!!!...

prev 1 2 3 4 5 6 7 8 9 10 ... 80 next


Don't have an account? Register now
Need any help?
Mail to:


CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D