Sort by
  1. Language:All
  2. Category:verilog
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

ADPLL Design and Implementation on FPGA

This paper presents the ADPLL design using Verilog and its implementation on FPGA.ADPLL is designed using Verilog HDL. Xilinx ISE 12.1 Simulator is used for simulatingVerilog Code. This paper gives details of the basic blocks of an ADPLL. In this paper,implementation of ADPLL is described in detail....

Do not step on FPGA-based white pieces

The "Do not step on the white pieces" game on Android ported to the FPGA platform, this section of the program is the arcade mode, the use of VGA mode, key control, user interaction with relatively good...

AHB transfers to APB source and APB read/write verilog code

Converts AHB peripheral transfers to APB transfersThe 16-Slot APB Bridge provides an interface between the high-speed AHB domain and the low-power APB domain. The Bridge appears as a slave on AHB, whereas on APB, it is the master. Read and write transfers on the AHB are converted into...

code verilog cordic core

A 100% behavioral implementation of a cordic core. The core is highly configurable through `defines. A testbench is included. See the included manual for details...

Pipelined FFT/IFFT 64 points processor

64 -point radix-8 FFT.   Forward and inverse FFT.    Pipelined mode operation, each result is outputted in one clock cycle, the latent delay from input to output is equal to 163 clock cycles, simultaneous loading/downloading supported.   Input data, output data, and co...

Nexys 4 digital tube display clock

On Nexys4 Development Board implements a clock display, using persistence of vision function of digital output, but due to problems of time, hour digits only designs a bit, need two plus one....

SPI Verilog implementation of detailed and comprehensive

Verilog implementation of SPI (a very comprehensive and detailed, but also with a SPI algorithm annotations), this code is the SPI interface's Master and slaver Verilog source code...

APB protocol

APB master and slave implemented in verilog. State machines of both master and slave is designed, APB mainly is used for low bandwidth peripherals. ...

FPGA DDS generators

DE2 development platform, uses the Veriolg language programming realized DDS signal output, frequency and step wave output with adjustable using Modelsim and FPGA embedded logic Analyzer verifies the correctness of design, can meet the needs of engineering....

Double precision floating point core Verilog

Application backgroundIEEE-754 compliant double-precision floating point unit. 4 operations (addition, subtraction, multiplication, division) are supported, as are the 4 rounding modes (nearest, 0, +inf, -inf). This unit also supports denormalized numbers, which is rare because most floating point u...

prev 1 2 3 4 5 6 7 8 9 10 ... 80 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D