Sort by
  1. Language:All
  2. Category:verilog
  3. Time:ALL
  4. View:100—300 times
Remove all
Language More Hide
Category More Hide
Time
View
More

Complete SD controller! Supported file systems.

32-bit Wishbone Interface • DMA • Buffer Descriptor • Compliant with SD Host Controller Spec version 2.0 • Support SD 4-bit mode • Interrupt-on-completion of Data and Command transmission • Write/Read FIFO with variable size • Internal implementation of CRC16 for data lines and...

floating point adder

verilog code coded in xilinx used to add 2 floating point numbers.... and the technique used in this coding is piplining........

Ethernet 10GE MAC

The 10GE MAC Core implements the Media Access Control functions for 10Gbps operation as defined in IEEE Std 802.3ae. ...

vedic multiplier 32 bit

design of high speed 32 bit vedic multiplier using vedic mahematics.this has a very less delay than other type of multipliers....

Driving LCD1602 FPGA code

This is the code I write the LCD1602 tested can normally run on the LCD1602 again, because my own Board is made of 4 lines, via 4-wire communications, data programming students to know 8 line, try the 4 data bits, how to program...

UVM MEMORY WORKING EXAMPLE

HI FOLKS,THE ATTACHED FILE CONTAINS THE COMPLETE WORKING EXAMPLE FOR UNIVERSAL VERIFICATION METHODOLOGY BASED ON SYSTEM VERILOG...

I2C slave design code

An implementation I2C slave function modules, easy to make changes according to their actual needs, has been FPGA verification work well...

DE2_70_D5M_LTM

DE2_70_D5M_LTM mainly in the DE2-70 development of a video capture and LTM displayed on the platform process, the platform can be used as image processing and graphics hardware, the system can be improved and extended, such as video surveillance systems...

High efficiency LDPC code encoder FPGA development, VerilogHDL, and MATLAB simulation

Application backgroundWIMAX standard uses LDPC code as its optional channel encoding program. The WIMAX standard is the fourth global 3G standard for ITU, WCDMA, CDMA200, and TD-SCDMA in 2007. LDPC code with its excellent error correction performance has become a hot research topic in recent years....

Double precision floating point core Verilog

Application backgroundIEEE-754 compliant double-precision floating point unit. 4 operations (addition, subtraction, multiplication, division) are supported, as are the 4 rounding modes (nearest, 0, +inf, -inf). This unit also supports denormalized numbers, which is rare because most floating point u...

prev 1 2 3 4 5 6 7 8 9 10 ... 39 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D