Sort by
  1. Language:All
  2. Category:verilog
  3. Time:Last month
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

用FPGA控制nrf24l01的收发消息。

该文件中包括整套的用FPGA控制的nrf24l01的收发消息功能。通过用温度传感器ds18b20,在一个FPGA中测出温度,然后用无线nrf24l01发送出,在另外一个FPGA中的nrf24l01中接收发送过来的数据,并进行处理,并将测试出的温度数据用数码...

32位五级流水MIPS的CPU

这是个32位五级流水线的MIPS架构的CPU。亲自测试可用,有问题可以发邮箱到2517140814@qq.com...

FloatPoint Arithmetic

Float Point Add, Multiply, and Divide arithmetic. You can change and modify the add block and reuse it in FPGA or ASIC chip. The running clock is dependent of the technology you used in the ASIC. ...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D