Sort by
  1. Language:VHDL
  2. Category:All
  3. Time:ALL
  4. View:500—1000 times
Remove all
Language More Hide
Category More Hide
Time
View
More

turbo coder

CHAPTER2LUT-LOG-BCJRARCHITECTUREThe energy consumption of conventionalLUT-Log-BCJR architectures cannot be significantly reduced by simply reducingtheir clock frequency and throughput. This motivates our novel architecture ofimplementing the basis ACS circuit in the system which is specifically desi...

h264 encoder

h264 encoderthis encoder referance with open cores.support baseline profile and I - frame.640X480 picture support tested operation clock up to 100Mhz with Xilinx ....

altera fpga verilog 设计的基于查找表的DCT程序及zigzag扫描程序,已经过matlab 和modelsim 验证,文件中包含TEST...

altera fpga verilog design table DCT-based search procedures and zigzag scanning procedures, and ModelSim matlab has been verified, the document contains TESTBENCH, directly available...

A complete description of PIC16 series of microcontrollers verilog

A complete description of PIC16 series of microcontrollers verilog...

Realization virtual electric piano based on VHDL

This program design using VHDL language virtual keyboard. Hammond organ design consists of four modules: play module keyplay, auto play module AutoPlay, check gauges and display module table and frequency module fenpin. Plays modules keyplay under the key key indicates the pitch index_key; auto...

Implement VHDL-based AES encryption algorithm

Advanced Encryption Standard (English: Advanced Encryption Standard, abbreviation: AES), also known as Rijndael encryption method in cryptography, a block encryption standard adopted by the US federal government. This standard is used to replace the original DES, has been widely analyzed and multi-...

Ago in the school curriculum design, the use of Verilog CPU prepare a procedure

Ago in the school curriculum design, the use of Verilog CPU prepare a procedure under the board...

CCSDS predictive coding

The latest FPGA implementation of CCSDS standard hyperspectral image compression algorithm, using VHDL implementation. Please refer to. Definitely good value for money, I hope to help you design!...

binoc router architecture for high throughput on chip communication

NOISE TOLERANT AND FASTER ON CHIP COMMUNICATION USING BINOC MODEL ABSTRACT             Network on chip (NoC) has become the most promising and reasonable solution for connecting many cores in system on chips (SoC). In conventiona...

prev 1 2 3 4 5 6 7 8 9 10 ... 26 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D