Sort by
  1. Language:VHDL
  2. Category:All
  3. Time:ALL
  4. View:100—300 times
Remove all
Language More Hide
Category More Hide
Time
View
More

8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。...

8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission....

Ago in the school curriculum design, the use of Verilog CPU prepare a procedure

Ago in the school curriculum design, the use of Verilog CPU prepare a procedure under the board...

1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES...

PDH a video of the receiving end, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES...

Spartan 3e

Spartan 3e- Active Power Meter...

A very useful IP core resources, which includes the JTAG, MEMORY, PCI, SDRAM, an...

A very useful IP core resources, which includes the JTAG, MEMORY, PCI, SDRAM, and USB1.1 and other content, expectations for all of us...

HDLC在通讯设备中占有重要地位,本文件提供了完整正确的HDLC的硬件逻辑设计!对设计和学习都具有参考价值...

HDLC in the communications equipment plays an important role, this document is to provide a complete hardware HDLC correct logic design! Design and learning have a reference value...

prev 1 2 3 4 5 6 7 8 9 10 ... 205 next

LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D