Sort by
  1. Language:VHDL
  2. Category:Matlab
  3. Time:ALL
  4. View:1000 times
Remove all
Language More Hide
Category More Hide
Time
View
More

用Verilog编写的一个简单的产生伪随机序列的代码(m序列),比较实用。...

Verilog prepared with the emergence of a simple pseudo-random code sequence (m sequence), more practical....

VHDL code for Adder / Subtractor

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY adder IS PORT(Cin        : IN STD_LOGIC; Carry        : IN STD_LOGIC;  X,Y        : IN STD_LOGIC_VE...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D