Sort by
  1. Language:VHDL
  2. Category:Image Processing
  3. Time:ALL
  4. View:All
Remove all
Language More Hide
Category More Hide
Time
View
More

FPGA realization of image scaling images one-fourth ~ 4 times times optional zoom area

512x512 under ISE13.1 1/4~4 times the resolution image scaling using the VHDL language, containing the simulation file and instructions for use. Description: own ROM and store raw data (image data using MATLAB generated after importing); reduce and enlarge together in the same module, selected by th...

h264 encoder

h264 encoderthis encoder referance with open cores.support baseline profile and I - frame.640X480 picture support tested operation clock up to 100Mhz with Xilinx ....

video segmentation

this program is very good for image processing project and use for video.any body can use of thise code....

Image shrink

Reduce images to 200*200, also includes IIC image acquisition agreement, reduce the image and store, and VGA display interface...

FPGA DS90LV032 communication module

Four-channel LVDS-conversion, as the clock signal, the other three channel image data, converted into a 16-bit parallel output...

OFDM phase tracking code

Application backgroundPhase tracking OFDMWireless communication is in accordance with the 802.11 standardModule using Verilog code writtenIs one of the compression scaling factors.With the related upper and lower interface, the verification speed of FPGA on 200MHz. is up to...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D