Sort by
  1. Language:VHDL
  2. Category:Communication
  3. Time:ALL
  4. View:500—1000 times
Remove all
Language More Hide
Category More Hide
Time
View
More

DSSS based on FPGA code

This code is to write your own, there is a network for direct sequence spread spectrum has a good understanding, hope to help everyone...

用VERILOG语言实现16QAM的数字调制的程序,已经在ISE10.1版本中调试通过...

Using Verilog language realize 16QAM digital modulation procedures are in the debug version ISE10.1 through...

CRC Checksum VHDL code

THIS SOURCE FILE IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESSOR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIEDWARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.Purpose : synthesizable CRC functionpolynomial: (0 5 12 16)data width: 8...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D