Free Open Source Codes Forge and Sharing

Sort by	Language：VHDL Category：Communication Time：ALL View：500—1000 times	Remove all
Language	All C Java PHP C++ VB C# Python Perl Delphi JavaScript Ruby Objective-C Go SAS PL/SQL ABAP Pascal ActionScript Lisp/Scheme Matlab Lua Scratch D Scala Erlang COBOL JavaFX Transact-SQL Fortran Tcl/Tk VHDL Verilog Visual C++ Borland C++ Builder VBScript ASM ASP/ASPX HTML/CSS LabView VFP Word PPT PDF JSP Shell Hadoop Others	More Hide
Category	All P2P Console Matlab Applet File Formats Java Development Windows Kernel Windows Assembly Language Sniffer Package capture Algorithm Disk Tools SQL Server Crack Hack Driver Development book Java Books Image Editing OS Develop Shell Script ToolBar Button control CSharp Data Crypt/Decrypt algrithms GUI Linux programming Graph WinSock Embeded DataBase dsp vhdl verilog Multimedia DirectX Mutithread iOS listview listbox Web Browser Image Processing ftp File Web Framework video Audio Voice Document Arm GIS software Virus Other print gps Android Symbian TCP/IP menu Hook Communication chat CellPhone VoIP MTK SMS OpenGL Socket Windows Phone BlackBerry Mac OS Muticore Cloud Computing Parallel Computing Computer Cluster Server Tech Email	More Hide
Time	ALL Today Last 3 days Last week Last month Last 6 months Last year
View	All 1000 times 500—1000 times 300—500 times 100—300 times 50—100 times below 50 times

▍DSSS based on FPGA code

This code is to write your own, there is a network for direct sequence spread spectrum has a good understanding, hope to help everyone...

Download(s)

551

View(s)

3 years ago

by feiqi11

Communication VHDL

▍用VERILOG语言实现16QAM的数字调制的程序，已经在ISE10.1版本中调试通过...

Using Verilog language realize 16QAM digital modulation procedures are in the debug version ISE10.1 through...

Download(s)

583

View(s)

3 years ago

by zhangjing

Communication VHDL

THIS SOURCE FILE IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESSOR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIEDWARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.Purpose : synthesizable CRC functionpolynomial: (0 5 12 16)data width: 8...

Download(s)

797

View(s)

3 years ago

by wqiao2010

Communication VHDL