Sort by
  1. Language:VHDL
  2. Category:Communication
  3. Time:ALL
  4. View:100—300 times
Remove all
Language More Hide
Category More Hide
Time
View
More

Language

Verilog. The 10GE MAC Core implements the Media Access Control functions for 10Gbps operation as defined in IEEE Std 802.3ae....

I2C to 8

bit Parallel Bus Slave Design...

在Max+plusΠ环境下用VHDL语言编写实现基于CPLD的CMI编译码器设计...

In Max+ plusΠ environment using VHDL language CPLD-based design of CMI codecs...

本文是SIMens公司培训的技术资料,有很好的使用价值

This article is SIMens corporate training technical information, there is a good value...

这是一个十分经典的异步收发器的设计,将发送和接受分开,并带有校验位,同时附赠结构图和仿真结构...

This is a very classic asynchronous transceiver will be designed to send and receive separately, and with a parity bit, and comes with charts and simulation of the structure...

Procedures relating to the keyboard interface, I get and I hope that helps

Procedures relating to the keyboard interface, I get and I hope that helps...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D