Sort by
  1. Language:VHDL
  2. Category:Assembly Language
  3. Time:ALL
  4. View:300—500 times
Remove all
Language More Hide
Category More Hide
Time
View
More

数字钟的verilog程序,很经典,大家可以看看。

Verilog digital clock procedures, it is a classic, we will look at....

Verilog procedural ping

pong structure, style pretty good. Under the U.S. quickly, ah....

Traffic Light Controller Please note: This case is described in various sources...

Traffic Light Controller Please note: This case is described in various sources to compile the order should be: 64_tlc.vhd 64_test_vector.vhd...

Multi

function digital clock: In the manual, when the school functions, the option is to adjust hours, or minutes, if a long time hold the key, so that second signal can be cleared for accurate time transfer...

关于数字钟的实现,用VHDL实现时,分,秒,的显示,并能报时...

Digital clock on the realization of VHDL to achieve with hour, minute, seconds display, and time...


LOGIN

Don't have an account? Register now
Need any help?
Mail to: support@codeforge.com

切换到中文版?

CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!
OK

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D