Free Open Source Codes Forge and Sharing

Sort by	Language：Verilog Category：Algorithm Time：ALL View：1000 times	Remove all
Language	All C Java PHP C++ VB C# Python Perl Delphi JavaScript Ruby Objective-C Go SAS PL/SQL ABAP Pascal ActionScript Lisp/Scheme Matlab Lua Scratch D Scala Erlang COBOL JavaFX Transact-SQL Fortran Tcl/Tk VHDL Verilog Visual C++ Borland C++ Builder VBScript ASM ASP/ASPX HTML/CSS LabView VFP Word PPT PDF JSP Shell Hadoop Others	More Hide
Category	All P2P Console Matlab Applet File Formats Java Development Windows Kernel Windows Assembly Language Sniffer Package capture Algorithm Disk Tools SQL Server Crack Hack Driver Development book Java Books Image Editing OS Develop Shell Script ToolBar Button control CSharp Data Crypt/Decrypt algrithms GUI Linux programming Graph WinSock Embeded DataBase dsp vhdl verilog Multimedia DirectX Mutithread iOS listview listbox Web Browser Image Processing ftp File Web Framework video Audio Voice Document Arm GIS software Virus Other print gps Android Symbian TCP/IP menu Hook Communication chat CellPhone VoIP MTK SMS OpenGL Socket Windows Phone BlackBerry Mac OS Muticore Cloud Computing Parallel Computing Computer Cluster Server Tech Email	More Hide
Time	ALL Today Last 3 days Last week Last month Last 6 months Last year
View	All 1000 times 500—1000 times 300—500 times 100—300 times 50—100 times below 50 times

▍Viterbi decoder 2-1-7

1))。所以viterbi译码一般应用在约束长度小于10的场合中。先说编码（举例约束长度为7）：编码器7个延迟器的状态（0，1）组成了整个编码器的64个状态。每个状态在编码器输入0或1时，会跳转到另一个之中。比如110100输入1时，变...

Download(s)

1040

View(s)

4 years ago

by talent_zhy

Algorithm Verilog

About HDMI display, Verilog language, with 1280*720 resolution, different images can be achieved by adding your own logic, specific uses described in the annex, HDMI display SiI9134 driver chip, very good compatibility with different data formats....

Download(s)

935

View(s)

4 years ago

by 070411209

Algorithm Verilog