Sort by
  1. Language:Verilog
  2. Category:Crypt/Decrypt algrithms
  3. Time:ALL
  4. View:below 50 times
Remove all
Language More Hide
Category More Hide

DES encryption algorithm for hardware implementation

The implementation uses a pipeline architecture, analysis of key and direct relationship to the original key, created using combinational logic 16 sub key, not only overall efficiency, and do not consume too many resources, by way of simulation, through sheer....

Verilog implementation of Grain algorithm

This is main stream cipher Grain Verilog implementation process, since the author has limited capacity, only on the basis of functional simulation with integrated DC....


Don't have an account? Register now
Need any help?
Mail to:


CodeForge Chinese Version
CodeForge English Version

Where are you going?

^_^"Oops ...

Sorry!This guy is mysterious, its blog hasn't been opened, try another, please!

Warm tip!

CodeForge to FavoriteFavorite by Ctrl+D